| NXPLOS-IX
Series PLDRO: Dual Loop External Reference, Phase Locked DRO (DLPLDRO) |
| Frequency
Range in GHz |
3.0
- 7.99 * |
8.0
- 13.99 |
14.0
- 16.0 |
16.01
- 18.0** |
| Output
Power (over temperature) (min) (1) |
+12
dBm |
+11
dBm |
+10
dBm |
+8
dBm |
| Frequency
Stability (over temp) |
Coherent to External Reference. |
| Power
variation (over temperature) |
+/-
1.0 dB |
+/-
1.5 dB |
+/-
1.5 dB |
+/-
1.5 dB |
| Pulling
(1.5:1 VSWR) (max) |
Will not break lock. |
| Harmonics
(typ) |
-15
dBc |
-20
dBc |
-25
dBc |
-25
dBc |
| Discrete
Spurious (Fo<+/- 300 MHz) |
-75
dBc |
-75
dBc |
-75
dBc |
-70
dBc |
| Discrete
Spurious (Fo>+/- 300 MHz) (2) |
-65
dBc |
-65
dBc |
-65
dBc |
-65
dBc |
| External
Reference Frequency (3) |
5 or 10 MHz nominal |
| Internal
Reference Frequency |
Multiples of External Reference or Arbitrary
Frequency
|
| External
Reference Input Power |
0 +/- 3 dBm nominal |
| Typical
Phase Noise (4)
@ 100Hz offset |
-78
dBc/Hz |
-72
dBc/Hz |
-70
dBc/Hz |
-70
dBc/Hz |
|
@ 1KHz offset |
-103
dBc/Hz |
-98
dBc/Hz |
-95
dBc/Hz |
-92
dBc/Hz |
|
@ 10KHz offset |
-117
dBc/Hz |
-112
dBc/Hz |
-107
dBc/Hz |
-104
dBc/Hz |
|
@ 100KHz offset |
-120
dBc/Hz |
-115
dBc/Hz |
-110
dBc/Hz |
-107
dBc/Hz |
|
@ 1MHz offset |
-130
dBc/Hz |
-128
dBc/Hz |
-125
dBc/Hz |
-120
dBc/Hz |
| Phase
Lock Alarm |
Open Collector, locked open, unlocked ground |
| Phase
Voltage Monitor |
Option available |
| Operating
Temperature (base plate) (5) |
-10
to +60 deg C |
| Power
Supply (6) |
+12
+/- 3% VDC, 400 mA typ (steady state) |
| RF
Connector: |
SMA
Female |
| DC
Connector |
Solder
pin |
| Size
(7): |
2.25"
x 2.25" x 1.48" (53mm x 53mm x 37.6mm) |
| Outline: |
DC200106
Rev 2C |
| *Lower
frequency phase locked oscillators (300 - 3000 MHz) offered in similar
performance. |
| **
Higher frequency phase locked oscillators (18 to 23 GHz offered in similar
performance. |
| Notes: |
| (1)
Typical power level at least 1 dB higher than minimum. Higher power level available. |
| (2)
Lower spurious option (<-85 dBc) available. |
| (3)
Other Reference Frequencies to be specified by customer, contact factory
for details. |
| (4)
Guaranteed phase noise is 5 dB higher than typical, with acceptable
Reference Noise Floor
Typical phase noise within
loop bandwidth= 20 Log (N) + 3 dB, N is the Reference Multiples.
|
| (5)
Wider temperature range available. |
| (6)
Other supply voltage available, 550mA surge current at cold. |
| (7)
Height dimension of 1.48" exclude tuning screw height (.25"
max), Height to be 1.61" under 8 GHz |
| Unit
performances frequently meet or exceed typical level. |
Applications: PLDRO's have the best combination of ultra low phase noise and
excellent frequency accuracy when phase locked to an ultra stable 10 MHz SC cut
crystal reference. Dual Loop PLDRO's are ideal for high data rate 64 QAM and 128 QAM
digital communication systems in LMDS, MVDS, point to point digital radio
transceivers, and Fiber Optic applications. The NXPLOS-IX series provide
excellent phase noise in a compact size with unmatched frequency stability.
to Products Page